Digital simulation of a signal conditioner/bit synchronizer by Webb, Quentin Reed
Scholars' Mine 
Masters Theses Student Theses and Dissertations 
1970 
Digital simulation of a signal conditioner/bit synchronizer 
Quentin Reed Webb 
Follow this and additional works at: https://scholarsmine.mst.edu/masters_theses 
 Part of the Electrical and Computer Engineering Commons 
Department: 
Recommended Citation 
Webb, Quentin Reed, "Digital simulation of a signal conditioner/bit synchronizer" (1970). Masters Theses. 
5473. 
https://scholarsmine.mst.edu/masters_theses/5473 
This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This 
work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the 
permission of the copyright holder. For more information, please contact scholarsmine@mst.edu. 
DIGITAL SIMULATION OF A SIGNAL 
CONDITIONER/BIT SYNCHRONIZER 
BY 
QUENTIN REED WEBB, 1940 -
A THESIS 
Presented to the Faculty of the Graduate School of the 
UNIVERSITY OF MISSOURI - ROLLA 
In Partial Fulfillment of the Requirements for the Degree 
MASTER OF SCIENCE IN ELECTRICAL ENGINEERING 
1970 
Approved by 
~~- / (Advisor) ,.~~~~,_-
c ''-f.l:b 
ABSTRACT 
A bit rate filter type signal conditioner/bit 
synchronizer used in a split-phase PCM system is modeled 
digitally in three stages to determine overall system 
performance. General computer algorithms are developed 
to approximate independent operation of each major seg-
ment within the device. Bit rate effects and signal 
time-base error are investigated yielding the character-
istic G-curves for the phase detector. These character-
istics facilitate subsequent analysis of a linear 
equivalent digital-data-transition tracking phase-locked 
loop under several typical time-base error input condi-
tions. Using bit error probabilities as performance 
criteria, the conditioner/synchronizer is found to perform 
adequately at signal-to-noise ratios exceeding +lOdB. For 
inputs below this value, the detection capability deterior-
ates rapidly with decreasing signal levels. 
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I. INTRODUCTION 
In telemetry systems, symbol synchronization presents 
a serious problem at low signal-to-noise ratios. The 
detection of a split-phase pulse code modulated (S¢-PCM) 
signals in the presence of noise requires precise timing 
synchronization for use in associated bit detection cir-
cui try. Recent advances in self-synchronizing digital-data 
transition tracking receivers provide high reliability 
systems for both low input signal-to-noise ratios (SNR) 
and widely varying data rates 1 ' 2 
A signal conditioner/bit synchronizer is a device 
employed to reconstruct transmitter digital data from the 
recorded analog data recovered by the receiver. A general 
form of conditioner/synchronizer contains a timing estima-
tion element, or synchronizer, and a bit detection portion 
to reproduce the digital data which was originally trans-
mitted. Timing estimation is perhaps the most critical 
problem, since erroneous timing synchronization precludes 
l 
correct bit detection. In many instances a decision directed 
phase-locked loop is implemented to supply the receiver 
with the knowledge of the time instants when the incoming 
modulation will change states. Self-synchronizing systems 
are useful in accomplishing this without loss of additional 
transmitter power solely for synchronization. 
This thesis will model a specific bit rate filter 
variety of signal conditioner/bit synchronizer and 
investigate the associated performance characteristics. 
Developing an accurate representation of this device 
necessitates extensive digital simulation. The wide 
difference in frequency between the bit rate and tracking 
rate segments of the model prohibits direct simulation and 
simultaneous analysis on the digital computer. Therefore, 
bit rate behavior and tracking loop analysis must be 
approximated separately, with the combined results correl-
ated to produce a meaningful description of the conditioner/ 
synchronizer. 
The basic structure of the model is shown in Figure 1. 
The synchronizer portion of the unit is essentially 
independent of the bit detection and decision elements of 
the conditioner. The synchronizer constructs an error 
signal from the transitions in the received input data, 
and a phase-locked tracking loop then provides a timing 
estimate for use in the bit detection elements. This 
tracking process defines the temporal position of a bit 
within the received serial S¢-PCM data. The synchronizer 
must estimate the input bit rate frequency and phase from 
this received variable-rate-data stream which is corrupted 
with additive white Gaussian noise. By specifying the 
statistics of the phase noise input to the tracking loop, 
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The bit detection/decision portion of the signal 
conditioner extracts the timing information from the 
synchronizer and applies it to the specific detection/ 
decision mode selected. The received S¢-PCM signal and 
additive noise are passed through a split-phase to non-
return-to-zero (S¢-NRZ) converter, then the waveform is 
processed by either one of two methods which may be 
selected. These modes are termed "filter/sample" and 
"integrate/reset" methods in this thesis. Both signal and 
additive noise values are determined at a selected time 
increment and the resultant ratio is compared to a thresh-
old level within the decision device. Finally, a "replica" 
of the originally transmitted data is constructed to con-
clude the conditioner/synchronizer processing. 
Since limited computer time prevents a direct Monte 
Carlo simulation, the overall performance of the model is 
approximated by combining the results observed in both 
bit rate and tracking rate studies. The total probability 
of error for the system is determined by the input signal-
to-noise ratio, the adjacent bit value, and the time-base 
jitter or error in the signal. The signal conditioner/bit 
synchronizer is thus characterized by the probability of 
bit error as a function of the input signal-to-noise ratio 
and the phase-error variance in the tracking loop. 
II. REVIEW OF PREVIOUS LITERATURE 
Extensive research has been conducted in the field of 
self-synchronizing digital-data communication systems. The 
analysis of both theoretical and practical realizations of 
the early-late gate and differentiating varieties of 
h . h . d . l . 4,5 sync ron1zers as rece1ve spec1a attent1on 
The more recent studies of self-synchronizing systems 
include the work of Wintz and Luecke 7 . An optimum synchro-
nizer is developed and a subsequent sub-optimum, maximum 
likelihood model is simulated digitally using Monte Carlo 
techniques. Their synchronizer realization is formed by 
a cascade of a low-pass filter, a square-law nonlinearity, 
and a bandpass filter centered at the bit rate. A signi-
ficant result of this study indicated that the square 
pulse which is commonly used in signaling does not perform 
as well as either the "half--sine" or "raised-cosine" 
pulses. Using these modified pulse shapes, near optimum 
performance can be achieved by the sub-optimum system. 
Simon1 analyzes the phase noise performance in a 
digital-data transition tracking loop, which resembles a 
Costas loop. An error signal, formed by the product of 
the in-phase and mid-phase channels, is used to drive the 
loop to synchronization. The loop nonlinearity curve and 
the spectral density of the equivalent noise (about the 
origin) are found as functions of the normalized phase 
5 
error within the tracking loop. These curves permit use 
of a linera equivalent data-transition tracking loop model. 
Simon determines these nonlinearities analytically, and 
then applies the Fokker-Planck equation to find the mean-
square phase noise in the tracking loop as a function of 
the input signal-to-noise ratio. 
Performance of the early-late gate and differenti-
ating class of PCM bit synchronizers has been investigated 
by Stiffler 5 , with the signal shape and the type of feed-
back signal used within the loop varied to find subsequent 
effects upon performance. Both "raised-cosine" and the 
standard rectangular pulses are the signal shapes tested, 
and the loop feedback signals are either sampling pulses 
or sinusoids. Using phase error variance as the perfor-
mance criterion, Stiffler concludes that the overall 
synchronizer performance is dependent upon both parameter 
variations and the specific combination of elements used. 
Tracking loop performance is analyzed by Lindsey and 
Anderson 3 , where an early-late gate synchronizer is 
mechanized. When integration is performed only over a 
portion of the symbol time in the mid-phase channel, an 
improvement in loop SNR is noted. The tracking loop is 
developed to have an adaptive loop bandwidth dependent 
upon whether it is in acquisition or tracking modes. Again 
the loop nonlinearity curves and phase error variance 
(noise) versus signal-to-noise ratio characteristics are 
specified. 
6 
2 Hurd and Anderson propose a digital model synchro-
nizer for low signal-to-noise ratio coded systems. Phase 
detector design includes a variation of the mid-phase 
channel integration window for changes in the magnitude of 
timing error input. Monte Carlo techniques are used to 
digitally simulate the phase detector and the character-
istic G or S-curves formulated. The variation in phase-
lock loop parameters, loop bandwidth, damping factor, and 
loop signal-to-noise ratio are found for low input SNR's. 
Two cases are considered. For simplicity in design of 
the loop filter, the phase estimate is quantized to one 
bit. Phase-lock loop parameters are analyzed for both 
the quantized and non-quantized cases. The improved phase 
detector used by Hurd and Anderson provides a higher loop 
SNR, thus better synchronization, without a reduction in 
the tracking loop bandwidth. 
6 McBride and Sage develop an optimum maximum-a-
posteriori (MAP) estimation algorithm to provide timing 
estimation for self-synchronizing digital systems. Use of 
the Karhunen-Loeve expansion permits analytical investiga-
tion of the synchronization problem, finding the MAP 
estimate of phase error e. Several sub-optimal synchro-
nizers are proposed. 
7 
III. STATEMENT OF THE PROBLEM 
In the analysis of baseband telemetry receiver opera-
tion, a simulation of the associated signal conditioner/ 
bit synchronizer can be accomplished to specify performance 
criteria for the system. Direct simulation cannot be 
performed efficiently because of the wide difference in 
frequencies between bit rate effects and the tracking 
loop analysis. By formulating these models separately, 
and deriving system characteristics utilizing results from 
the combined models, the general problem of approximating 
the conditioner/synchronizer is developed in this thesis. 
The mechanization of the model requires three basic 
algorithms. Initially, the phase detector of this 
particular conditioner must be specified to provide the 
phase error characteristics under varying input signal-to-
noise levels and signal-noise or time-base jitter condi-
tions. The loop nonlinearities, or G-curves, and the 
equivalent noise spectral density, or S-curves, can be 
constructed from digital Monte Carlo methods. These well 
known curves are required for the subsequent digital data 
transition-tracking loop analysis. Behavior of the 
linear equivalent transition tracking loop can be readily 
simulated through use of the IBM 360 Continuous ~stem 
Modeling Program (CSMP) package. Loop performance can be 
described analytically, and the phase error statistics 
8 
generated in the CSMP digital implementation. Specific 
types of time-base jitter are impressed upon the tracking 
loop, and the phase noise characteristics are investigated 
under anticipated low signal-to-noise ratios. Tracking 
loop filter bandwidth may be altered to simulate the 
fundamental acquisition and tracking modes of operation. 
To determine a meaningful qualitative analysis of 
the conditioner/synchronizer performance, the system's 
probability of bit error as a function of input signal-
noise and signal-to-noise levels must be characterized. 
Final computer algorithms assert two methods of approxi-
mating detection, the filter-sample mode and the integrate-
reset mode. Each of the four equally likely bit sequences, 
hence transition combinations, are generated with varying 
degrees of jitter, and the probability of bit error for a 
fixed value of jitter is obtained by averaging over the 
possible bit sequences encountered. Overall system per-
formance may then be calculated by integrating out the 
signal jitter. Application of the Central Limit Theorem, 
with specific phase error jitter variance determined in 
the tracking loop analysis, permits this integration. 
Resolution of these algorithms provides a reasonable means 
of determining a signal conditioner/bit synchronizer 
realization for the split-phase PCM telemetry receiver. 
9 
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IV. SYSTEM DESIGN DESCRIPTION 
The signal conditioner/bit synchronizer considered 
here can be classified as a bit rate filter variety as 
opposed to the early-late gate type. Simulation methodology 
was conducted in the three stages depicted in Figure 2. 
The phase detector was mechanized on the IBM 360 digital 
computer and the Monte Carlo method used to generate a 
random eleven bit data word split-phase input signal to 
the synchronizer. The loop nonlinearity and equivalent 
noise spectra are derived from the error signal outputs of 
the phase detector. Tracking loop simulation was effected 
by modeling the linear equivalent phase-locked loop on 
the IBM 360 using the IBM CSMP. Three types of input time 
error signals were tracked, with variations in the input 
signal-to-noise ratio and loop filter bandwidth made to 
characterize the loop performance by the rms phase error 
value and phase error variance. The G and S curves 
developed in the initial bit rate effects portion of the 
study are incorporated into this phase of synchronizer 
simulation. Performance of the bit detection segment of 
the conditioner can be specified by the probability of 
bit error as a function of both input signal-to-noise ratio 
and the time base jitter in the signal. It is assumed that 
the jitter is essentially constant over a large number of 
symbol intervals, and that the response of the transition 
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Figure 2. Stages of Digital Simulation 
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tracking loop is very slow with respect to a symbol 
interval. These assumptions permit us to construct the 
probability density function of the input signal jitter 
by using the Central Limit Theorem. Two basic techniques 
are then used to find the error probabilities conditioned 
upon signal-jitter and SNR. Overall system probability 
of error can then be approximated by merely integrating 
out the jitter. Combination of the results of the three 
stages of conditioner/synchronizer simulation yields a 
realistic estimate of the expected performance of the 
device. 
A. Phase Detector Mechanization 
The phase detector operates on the incoming signal 
and additive noise to construct an output waveform which 
indicates the occurrence or non-occurrence of a transition 
in the input serial data. This waveform is commonly 
denoted as the "error signal", which becomes the input to 
the transition-tracking phase-lock loop. Previous studies 
of the early-late gate variety of synchronizer emphasize 
formulation of the loop nonlinearity, G(A), and the 
equivalent noise spectral density, S(O,A). An adaptation 
of the Costas loop shown in Figure 3 forms an error signal, 
e(t ) , by taking the product of the in-phase and mid-phase 
n 
channel outputs. A filtered version of this waveform 
subsequently triggers a timing generator, which then 
provides a timing estimate to the in-phase and mid-phase 
12 
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filters. By varying the length of the mid--phase integration 
window, the noise power in the loop can be substantially 
1 
reduced , and a considerable improvement in the loop 
signal-to-noise ratio results. 2 Hurd and Anderson have 
designed an adaptive synchronizer which provides two mid-
phase window widths, one wide for acquisition and a second 
narrower width for tracking operation. 
The phase detector modeled in this thesis employs a 
different method of forming the error signal. Figure 4 
illustrates this phase detector mechanization. The device 
is a cascade of a bit rate filter, a phase shifter, and a 
multiplier. The bit rate filter simulated is a second 
order Butterworth, and the bit rate (hence bit period) is 
chosen as 1.0 to simplify computer analysis. Monte Carlo 
techniques are used to generate a random data word of 
eleven bits, and this is converted to split-phase format 
for this study. The S¢-PCM signal and additive white 
Gaussian noise, with unity power spectral density at the 
input, are then processed by the linear filter. The signal 
output of the bit rate filter and the added filtered noise, 
normalized to the input signal-to-noise ratio, are then 
fed to the phase shifter. The phase shifter consists of 
comparator set at zero threshold, in-phase and 90° delay 
channels, and a modulo-2 summing device. The output of 
the phase shifter is a zero-one pulse train with the 
leading edge of each pulse indicating a sign transition 
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noiseless case are depicted in Figure 5(a-h). The phase 
shifter outputs for an unjittered signal and its jittered 
version are shown in 5(d) and 5(e), respectively. The 
phase shifter output is multiplied by a split-phase clock 
signal extracted from the synchronizer timing estimate. 
This product is the error signal analogous to the product 
of the in-phase and mid-phase channels in the early-late 
gate type synchronizer. The statistics of this error 
signal vary with the input signal-to-noise ratio and the 
time-base jitter in the signal. Again, the assumption is 
that the jitter is constant over a relatively long period 
with respect to the bit period holds. 
The loop nonlinearity, or G curve, is found as 
G ( A ) ~ E { eK I A , n , s } 
This is the expected value of the phase detector output 
signal conditioned upon the signal time-base error A, the 
noise n, and the symbol sequence s. It is assumed that 
ones and zeros are equally likely. The average loop 
G-curve as a function of the normalized phase error has 
been evaluated analytically 3 for the early-late gate 
synchronizer as 
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f expl-x2/2] dx 
A 
with A= 2R (1- 2jAj), and R = A2T/N, the input signal-
s s 
to-noise ratio. Previous studies have investigated 
non-return-to-zero (NRZ) data inputs, and the resulting 
S-curves were found to be odd functions of A and modulo 2TI 
(or 1 . 0) . 
Digital simulation of the phase detector mechanism 
for this particular system resulted in the G-curves shown 
in Figure 6. The loop nonlinearities are again odd 
functions of A; however, the split-phase input waveform 
has resulted in the curve being modulo (IT). For large 
input signal-to-noise ratios, the characteristics are 
nearly linear for small values of signal time-base jitter. 
At low signal-to-noise ratios the expected value of the 
error signal is greatly dependent upon A for all cases of 
jitter. 
The problem of evaluating the equivalent noise 
spectrum for the additive noise, nA (t), is treated as 
S(w,A) = [E (eKeK+ ) n,s m 
2 
- g (A) J 
The computation of S(w,A) has been accomplished by Simon1 , 
and since the error signal has only values of 0 and ±1, 
the spectrum consists of a constant and sinusoidal com-
ponent with period we = 2IT/T. If the loop bandwidth-time 












Figure 6. Loop Nonlinearity Curves 
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The digital simulation of the equivalent noise spectrum 
reveals that it is essentially constant over all A, and 
is an even function of A. 
The computer algorithm used to compute the G-curves 
and noise equivalent spectrum, or S-curves, is shown in 
Appendix A. 
B. Transition Tracking Loop Analysis 
The synchronizer model uses a digital phase-locked 
loop to track the signal output of the phase detector 
mechanization. The relative high frequency of the error 
signal input compared to the slowly varying phase error 
within the tracking loop permits use of the Central Limit 
Theorem. The transition tracking loop model shown in 
Figure 7 incorporates the G-curve and S-curves derived in 
the previous section. The steady state performance of 
the tracking loop is of interest in this study. Applica-
tion of the Fokker-Planck equation has been used to 
determine this performance analytically 3 . The actual 
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implemented using the Continuous System Modeling Program 
available on the IBM 360 digital computer. The signal 
time error signal input will be distributed zero mean 
Gaussian. This signal was tracked with the loop perturbed 
by additive Gaussian noise, and the steady-state phase 
error variance, 2 aA , and the rms value of the phase error, 
Arms' evaluated for various combinations of loop band-
width, input SNR, and the type of input time-base error 
signal applied. A sample computer algorithm used to 
determine these performance parameters is presented in 
Appendix B. 
Three basic jitter models were analyzed. A random 
speed variation was generated by integrating a zero mean 
Gaussian random signal and using this as the error signal 
input to the loop. The computer simulation was initiated 
and the phase error signal, denoted A, was evaluated 
after the loop had reached an obvious steady state. The 
rms value of the phase error and its variance were deter-
mined for four input SNR's between 10 and 20 dB inclusive, 
with the tracking loop filter cutoff frequency varied 
for each run. Tables 1 through 3 list the resulting 
phase error characteristics for specific combinations of 
the input parameters. It was noted that for the second 
type (Model B) of input jitter, that of a random speed 
variation plus a random delay input, there is no signi-
ficant variation in either rms phase error or the phase 
22 
Jitter Model A - Random Speed Variation 
Phase Error Variance 






RMS Phase Error 






• 2 .05 .005 
.0013 .0032 .0010 
.0009 .0019 .0011 
.0028 .0010 .0013 


























Table 1. Tracking Loop Parameters, Random Speed Input 
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Jitter Model B - Random Speed Plus Random Delay 
Phase Error Variance 






RMS Phase Error 






• 2 .05 .005 .00125 
2.0404 2.0406 2.0408 2.0408 
2.0403 2.0405 2.0408 2.0408 
2.0403 2.0405 2.0408 2.0408 
2.0403 2.0405 20.408 2.0408 
• 2 • 0 5 .005 .00125 
1.43 1.429 1.428 1.428 
1.431 1.429 1.428 1.428 
1.432 1.429 1.428 1. 428 
1.432 1.429 1.428 1.428 
Table 2. Tracking Loop Parameters, Random Speed Plus 
Delay Input 
24 
Jitter Model C - Random Speed Plus Sinusoid Input 
Phase Error Variance 






RMS Phase Error 






• 2 .05 .005 .00125 
.0259 .0257 .0265 .0267 
.0258 .0257 .0265 .0267 
.0257 .0260 .0266 .0267 
.0256 .0260 .0266 .0268 
• 2 .05 .005 .00125 
.304 .345 .410 .417 
.299 .350 .411 . 417 
.307 .363 .413 .418 
.320 .373 .414 . 419 
Table 3. Tracking Loop Parameters, Random Speed Plus 
Sinusoid Input 
25 




Values selected for the first-order Butterworth loop 
filter's cutoff frequency were chosen such that both rela-
tively wide and narrow tracking ranges were considered 2 . The 
values of rms phase error as a function of loop bandwidth are 
illustrated in Figure 8 for a random speed variation input 
and Figure 9 for a random speed variation and a worn part. 
The optimum loop bandwidth can be seen to differ for each of 
the contrasting types of input disturbances. Further studies 
of tracking loop behavior, specifically acquisition time and 
loss-of-lock characteristics, are beyond the scope of this 
investigation. Having obtained the phase error variance, we 
are able to investigate the bit detection performance of the 
conditioner/synchronizer using this time-base error stat-
istic alone. 
c. Bit Detection Performance 
The relative effectiveness of a receiver or system 
is contingent upon its capability to detect and recover 
the original data with a high degree of reliability. For 
a given set of minimum performance standards or specifi-
cations, the system can be designed to meet these criteria 
by modifying the receiver structure, altering the signal 
pulse shape, or changing the signaling speed or data rate. 
For the signal conditioner under investigation, the 
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00 
synchronizer structure. Only the timing estimate, needed 
for conversion and sampling, is drawn from the tracking 
loop split-phase clock. The bit detection configuration 
is shown in Figure 10. Two modes of signal processing 
were considered. The "Filter/Sample" and "Reset/Integrate" 
modes function as separate channels to obtain the para-
meters needed for a bit decision. Common to both methods 
of signal processing are input filtering and amplification, 
S¢-NRZ conversion, and sampling. The input data word 
100010 contains each possible data bit sequence or the 
respective inverse, and the sequence was subsequently 
used as the input signal for the bit detection analysis. 
The split-phase version of the signal and bandlimited 
white Gaussian noise with unity power spectral density were 
filtered by a lowpass filter with cutoff frequency at 
2.5 times the bit rate. This filter output is then con-
verted from split-phase to non-return to zero format by 
a S-clock, which is positive for the first half cycle of 
a bit period. The NRZ signal and filtered noise then are 
processed using either the "Filter/Sample" or "Integrate/ 
Reset" modes. 
Noise statistics must be determined to evaluate the 
signal-to-noise ratio at the instant of sampling. The 
noise output of the 2.5 x bit rate filter is processed by 
the bit rate /2 baseband filter, and the noise power out-
put is calculated. Assuming stationary, zero mean noise 
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is a constant value for both "Filter/Sample" and "Reset/ 
Integrate" branches. Selection of the Filter/Sample mode 
passes the NRZ version of the filtered input symbol 
sequence through a second order Butterworth filter with 
cutoff frequency IT. The signal is sampled at the end of 
each center bit in the set of three symbols of the known 
sequence. The value of the signal at this sampling time 
can be compared to the noise power normalized to the 
input signal-to-noise ratio. This quantity becomes the 
argument of the error function used to determine the 
probability of bit error for the bit sequence and varia-
tions in values of input signal-jitter. 
The noise is known to be zero mean Gaussian as a 
result of linear operations (filtering and conversion) 
upon the input white Gaussian noise. Therefore, the 




= J [2ITcr 2 ]-z exp[- i<n/crnl 2Jdn ( 6) 
s 











using the definite integral 
du = liT 2 
the probability of bit error, in terms of the commonly 
used error function 
where 
s = the value of the sampled signal 
aN = the normalized noise variance at the input 
to the sampling device 
A digital computer program was implemented to deter-
mine the probability of bit error for several low input 
signal-to-noise ratios and signal-jitter conditions on 
the input. The results of this simulation are graphically 
displayed in Figures ll(a) and ll(b). 
The Integrate/Reset channel integrates the converter 
output over the bit interval, samples the output at the 
end of each middle bit in the specific bit sequence 
tested, then resets for the next operation. The computed 
32 
( 8) 
probabilities of error are averaged over the possible input 
bit sequences to establish the characteristics for varying 
SNR's and constant signal time base jitter. These 
averaged results, indicated graphically in Figures 12(a) 
and (b), display the bit detection characteristics for 
33 
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the signal conditioner in the integrator/reset mode. The 
digital computer algorithms used for simulation of the 
integrate/reset and filter/sample modes are contained in 
Appendices C and D, respectively. 
37 
V. SIMULATION RESULTS AND CONCLUSIONS 
Overall signal conditioner performance has been 
approximated by combining results from the three computer 
algorithms. Nonlinearities derived in the phase detector 
analysis have been employed in the tracking loop portion 
to project the phase error statistics. In bit detection 
simulation, the filter-sample and integrate-reset methods 
yield dissimilar results for low input signal-to-noise 
ratio and signal time-base jitter condition combinations. 
Operating in the filter-sample mode, conditioner 
performance deteriorated rapidly for input SNR's below 
20 dB. The probability of bit error characteristics as 
a function of fixed signal jitter was not symmetric about 
the zero jitter condition. Error probability remained 
essentially constant for the case of jitter to the right 
up to 20 percent. This corresponds to a delay in data 
waveform input. Conversely, for very small values of 
signal jitter to the left, these same characteristics 
rose sharply indicating inferior performance for time-base 
error of this type. Figure 13 represents the total system 
performance in the filter-sample detection mode for 
typical values of phase error variance representing the 
different jitter models tracked. Error probabilities 
were determined by recognizing that the jitter was distri-






















+3nB +6 B +IOn 
SIGNAL-TO-NOISE 
Figure 13. System Performance, Filter/Sample Mode 
39 
phase error variance found in the tracking loop study, 
the integrating the product of the error probability 
conditioned upon jitter and the probability density 
function of the jitter over the range of signal time-base 
error values. Differences in phase error values tested 
during this simulation did not appreciably alter overall 
system performance. 
By comparison, the integrate-reset method of 
detection provided symmetrical error probability char-
acteristics. These displayed a slight offset left of the 
zero jitter case, and provided a more gradual degradation 
in performance which had been originally anticipated. 
Overall system operation appears to be about 4 dB better 
when using the integrate-reset mode for bit detection. 
Composite system performance criteria for this method is 
illustrated in Figure 14. 
The signal conditioner/bit synchronizer model 
simulated represented a practical device for implementation 
on split-phase pulse code modulated telemetry systems. At 
the low signal-to-noise ratios investigated, the perfor-
mance of the conditioner deteriorates rapidly to unaccept-
able values. Initiation of coding schemes or emphasis 
filtering processes are alternatives available to improve 
performance characteristics for satisfactory operation at 
these low signal levels. 
40 
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+3DB +6DB +10DB +13DB +20oB 
SIGNAL-TO-NOISE RATIO, DB 
Figure 14. System Performance, Integrate/Reset Mode 
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APPENDIX A 
DIGITAL COMPUTER ALGORITHM FOR ANALYSIS 






EE142136,TI~E=01,PAG~S=0'50 WFAA QUENTIN R 






















* THIS RUN IS MAOE T~ DETERMINE THE G CU~VE AND S CURVE NON- * 
* LINEARITIES FOR THE TRACKING LOOP ANALYSIS. * 
• * 
****************************************************************** 
PEAL SIGJI5001rGCURVI100l ,JITTERI100l ,SCURVI100l 
REAL SIGII44ll,NOISFII~4ll,SIGFI441l,NOISEFIA41l,CASEI31 
INTEGER AITI1011 Yl50ll 
INTEGER SIGCI500i,SIGPSI500l,VCOI500l ,PDOUTI'500l 




GENERATE A RANDOM BIT STREAM TO BE USED AS THE PCM DATA INPUT 
TO THE SIGNAL CONDITIONER/BIT SYNCHRONIZER. 
q on 1 I=1,50o 
10 CALL RANOIIX,IY,YFLl 
11 IFIYFL-.51 2r2r3 
12 ZYIIl=O 
13 GO TO 1 
14 3 YII 1=1 
15 1 CONTINUE 
16 DO 8 K=1,11 
17 A A!TIKl=YIK+150l 
18 WRITEI3,1001 IBITIIlri=1r11l 
19 100 EORMATI5X,'INPUT DATA WORD= '• 11111 








?.6 00 4 K=INT1,INT2 
27 SIGIIKl=AMPL 
?8 4 SIGIIK+20l=-AMPL 
29 SIGII441l=O.O 
30 A=SQRTI40.0l 
31 DO 5 L=1,84l 
32 5 NOISEIILl=GAUSSIAI 
33 WRITEI3 0 444l ISIGIIKI,K=1o4411 14 444 FORMATI//5X,' INPUT SIGNAL VALUES•,/t,(10XIlOF10.7))l 
c C THE INPUT SIGNAL-TO-NOISE POWER RATIO IS VARIED. SEVEN TRIAL SNR 
C VALUES ARE USED TO DETERMINE TO G-CURVE AND S-CURVE NONLINEARITIES. 
c 3'5 DO 960 ISNR=1,7 
36 READ 203, SNR 
37 203 FORMATIF12.71 



























































205 F~RMAT!//5X,'SNP: •,Fl2.71 
THF !~PUT SIG~AL SIGI AND THE INPUT NOISE NOISE! AR~ AOOITIVE 
VECTORS AND ARF PROCESSED BY A DIGITAL FILTER. IN THIS CASE THF 
FILTER !SA SECf1Nil ORDER BUTTERWORTH WITH BIT RATE BANDWIDTH =3140 
RAIH ~NS. 
ChLL FILTI!X,Z,WC,TI 
TH~ FOLLOWING SIMULATES THF !NTROOUCTION OF TIME RASE JITTER INTO 
THE SYSTEM TO DETERMINE THE G-CURVE AND S-CURVE NONLINEARITIES TQ 
RF USEO IN THE TRACKING LOOP ANALYSIS. 
Q~ 760 KSHIFT=1,10 
J!TTERIKSH!FTI:KSHIFT/40.0 
DO 761 J=1,KSHIFT 
7 6 1 5 I GJ I J I= S I G I I J I 
K.'1=KSH!FT + 1 
00 7h2 L=KM,441 
762 S!GJCLI=S!G!CL-KSHIFTI 
'10 6 '1=1r441 
CALL FILT()(,Z,S!GJ!'II,FSI 
6 S!GF('Il=FS 
on 1 "j=l,'l4l 
rALL FILT()(,Z,"JOISEICNI,FNI 
7 "JOISFF!NI=FN 
TH~ FOLLOWING PROGRAM PLACFS THE FILTEREQ PCM DATA INTO THE 
PHASE SHIFTER PORTION OF THE SIGNAL CONDITIONER. 
R=l./SQPT!SNQ) 
THF SIG~AL PLUS NOISE OUTPUT OF THE FILT~R IS CLIPPED BY THE 
DHdSE SHICTEQ, f1ES!GN~TEO HERE AS SIGC. 
on og !=I ,441 
h=SIGF! ll+A•~OISFFIII 
oo <;fGCC!l=SIGNI.",Al+.<;l 
')n 446 K=442,45') 
1+41, STr.CCK l=S IGCI441 I 
fHF Cl!PPE'1 SIGNAL PLlJS 'JJISE IS "1002 SlJM"'fO WITH ITS 'lO D~GRF" 
;JrLI\V~'J VFQSJflN Tn Y!FLD THF OUTPUT OF THf PH'ISE' SHIFTER, CALLFO 
')lr,ps. 




THF FOllflWING RFPRFSC\lTS THE VCO CLOrK 01' THe TRACKING LOO? WITHIN 
THE AIT SY~C~RQNIZE~. 
K='> QO '~r T l,'i 






Jn 1~1 L=JJ,JJJ 
vr.n!Ll=+1 
[)f) 33,? "1=1,"«,4 
'4'-I=M*K+l 
'"'1'1=('4+?1*1<' 
on 332 1\J=M'-~, .. ...,~o~ 
VCOIIIJI ~-1 
; THF Fr'llfJW!NG PFPPfSF'IJTS THF PPfJDUCT 'JF r~-<r fJIJTPUT~ QF THf- PI·HSF ~ SH!FTFR A'l/0 THF VCO (L'lCK ~ITHI'I/ THF TPACKING LOfJP, THI~ IS THF 
C PHASF DFTECTO~ OUTPUT. 
c 
11 on 340 !=1,440 
7A "340 Pl)f1tJT(Il=SIGPSI!l*VCOIIl 
c ( THE FnLLn~IN~ CfJ'4PUTF~ THF ~-<FAN A'l/0 THF VARIA'I/(F ["'F TH~ PHASF 
r r1ETrCTOR fJUTPUT SIGNAL. TH" G-[U~VF A'l/0 S-CURV~ 'lATA AR" FfJU'I/rJ, 
7a Pf")SU'1=0,0 
AO SQSU'4=0,0 
'l1 Or) 71,~ MSUM=I 1 44!'1 
'lZ Pr1Sti"'=PTJStJ'4+PnOtJT I 'IS•JM I 
R 3 S OSU'I~ S QSlJM+ Pf)f)UT I MSUM I *PDOIJT ( MSU'1 l 





R9 760 WP!TF(l,7641 KSHIFT,JITTERIKS~!FTI,GCURVIKS~IFTI,SCURVIKSHIFTI 
an 764 F~R'-~AT(I/5X,°K = •,!Z,5X,'JITTFR = •,Fl0,7,5X 1 °GCURVE VALUE= •, 
1Fl0.7 1 5X,'SCIJ<lVf VALUE= ',F10,7,/I 
~1 al,f) C'li\ITI'I/UF 
92 STOP 
a1 f'IJT) 
a4 SU~F'r)<JTINF F!LTt!X,ZoWC,TI 
a<; REAL XI31,ZI31 
96 00 50 I=l,3 
a7 'iO X( I 1=0.0 
~R FA[T=2,Q/(WC*TI 




l 0 3 F'l/0 
l'J4 SIJ<=~ROUTINE FILT!X,z,U,YI 
105 ~FAL Xl11 ,l(~l 






112 FUI\IrTtO~ GAUSSISI 
11~ INTEGER IX/?13711/ 
114 A=o-6, 
115 on 1 I=1,12 
116 A=A+~ANOUITX,tYI 
47 


































IV = IX * 6S539 
1 ~~ ~~r~ 1·~1~7483647+1 
2 YFL " IY 
YFL = YFL *,4656613E-9 





DIGITAL COMPUTER ALGORITHM FOR DATA-
TRANSITION TRACKING LOOP ANALYSIS 
49 
II* LI~ITS=IR=l30.T=5,P=501 
//51 EXEC CSMP 
II G. DATA 00 • 
• TITLE RANDOM SPEED VARIATION MODEL A 
• INITIAL 
~=SORTI40.0I 
• OYNAM IC 
METHOD RKSFX 




* THE FOLLOWING ARE THE G AND S CURVES FOR A SIGNAL TO NOISE RATIO 
* OF 100,0 AT THE INPUT TO THE SIGNAL CONOITIONER/RIT SYNCHRONIZER • 
• FUNCTION GCURVE=.0 •• 0,.025 •• 065,,05•,1?7 •• 075.,177,.1 •• 223 •• 125 •• 273 •••• 
• 15,,218 •• 175 •• 163 •• 2 •• 077 •• 225,.036 •• 25,.00 
• FUN:TION SCURVE=.00 •• 032 •• 02S •• 032 •• os 1 .011 1 ,075 1 .029 1 .1,,027,,,, 
• 1 2 5 •• 0 2 5 •• 1 5 •• 02 7 •• 1 75 •• 0 2 q • • 2 •• 0 3 1 •• l. 2 5 •• u 3 0 •• l. 5 •• 0 ~, 0 
• 
* THE PHASE ERROR EQUALS THE TIMING ERROR MINUS THE FEEORACK SIGNAL 
PHASER=T P4ERR-F 
• E1=ABSIPHASERI 








* THf SIGNAL*NO"'-LIN':ARITY PLUS THE NOISE*NOISF SPFCTRA "'ON-LINEAR-







THE FOLLOWING RFPRESENTS THE FIRST ORDER BUTTERWORTH FILTER WITH 
CUTOFF FREQUE"'CY WC, WHICH IS SPECIFIED AS PARAMETER AND WILL 




* THE FOLLOWI~G ~EPRESENTS THE VCO I"'TEGRATION IN THE FEEDBACK LOOP 
F=I~TGRL(O,O,Yl 
• 
* THF FOLLOWING CALCULAT~S THE ~EAN A"'D THE MEAN-SQUARE OF THE 
* PHASF ERROR WITHIN THE TRACKING LOOP, 




* TIMER DELT~.Ol,FINTI~~15.0,PRDEL~.l,OUTDEL~.l 
* TERMINAL 
* * THE FOLLOWING rOMPUTES THE PHASE E~AOR VARIANCE IN THE TRArKING LOOP. 
* PVAR~IPMSO-!PMFaN*PMFANI/!TIME-lO.Oll/ITIME-10.0) 
wRITFI3,1001 PVAR 
100 FORM~TI\OX, 1 PHA~F ERROR VARIANCF ~ •,F\0.7,/l 
• 









T~E RMS PHASE E~ROR IN THf TRA((JNG LOOP 
ERROR IN TRACKING LOOP 
51 
APPENDIX C 
DIGITAL COMPUTER ALGORITHM FOR BIT DETECTION 






































































~~~[ ~~~~:~~~:?~~~~~~166~~;~6i~~F~~5fi!NbY~~~~l11 Cl~(2401' 
I 51 GJQ ( 2 40 l , S l GJ L( 2 40 I, S I G I ! ?40 l, S l GF! 240 I , SJRNR Z I 2 40 I 1 S J L N R Z I 2 40 I , 1SJR(20,4l,SJL(20,41,PEJR(20,4I,PEJL(20,41,PEFJR(201,PtFJL(201 




FORMAT!5X, 1 SIGNAL-TO-NO!SE RATIO= •,F5.1,//I 
THE PHASE FRROR(JITTERI VARIANCE IS FOUND IN THE TRACKING LOOP 






THE FOLLOwiNG CALCULAT~S THE NOISE VAR!ANCEIPOWERI AT THE OUTPUT 
nF THE' RESET INTEGRATOR. 
nn 10 I =1 ,601 
10 "''HSff(li=GAUSS!BI 
CALL F 1 L T 1! X, l, WC, T I 
00 31 K=1,60l 
CALL FILT(X,Z,Nil!SE'l IKI ,FNI 
31 NOISEF!KI=FN 
A=O.O 
DO 12 L=1o20 
32 A=A+I\IO!SEFILI-NOISEF!L+?OI 
NO!NOI1l=A/40.0 
on 33 "'=2,561 
31 NO I NO ( M I= NO I NO ( M -1 I+ ("' n 1 S E F! M +40 I- 2. *NO 1 SE F I M+ 20 I+ NO 1 SE F I M I 1/40 • 0 
A=O.O 




f)(J 4 J=1,6 
I NT 1 =J*40 -39 
l"H?= !NT1+19 
AMPL=Il!T!Jl*2-1 
DO 4 K=!NT1,1NT2 
SIGl(KI=AMPl 
























THE FOLLOWING IS THE REFERENCE CLOCK IN THE SYNCHRONIZER. 
00 36 J"'lt201,40 
JJ=J+l9 
00 36 K=J,JJ 
CLKIKI=+l. 
36 CLKCK+201=-l. 
gg n ~:~r~~20 
SIGJRCLI=SIGFCL-JI 
SIGJLCLI=SIGFCL+JI 
SIGNJC LI=SIGFCL I 




53 38 SJLNRZCLI=CLKCLI•SIGJLCLI 
c C THE FOLLOWING PERFORMS THE INTEGRATE/DUMP OPERATION ON THE JTTTER-
C ED SIGNAL. 
c 





60 DO 39 M=N,NN 
61 SUM=SUM+SNRZCMI 
62 SUMR=SUMR+SJRNRZIMI 







70 40 tK=IK+l 
71 37 CONTINUE 
E THE FOLLOWING CALCULATES THE PROBABILITY OF ERROR FOR VARYING 
C VALUES OF INPUT SIGNAL JITTER AND THE FOUR POSSIBLE BIT SFQUENCES. 
c 
72 SNJC41=-SNJC41 
73 00 26 J=l,20 
74 SJRCJ,41=-SJRCJ,41 
75 26 SJLCJ,41=-SJLCJ,4l 
76 DO 49 IK=lo4 
77 SAMPLE=SNJCIKl 
78 49 PENJCIKI=ERRFNCSAMPLE,VARR) 
















DO 42 J=l 1 20 F=J 
F=F/40.0 
42 WRITEI3 1 43l F,SJRIJ,li 1 SJL(J,II 41 CONTINUE 
44 FORMATI/lSX,'BIT SEQUENCE = ',I2,5X,'SNJ = •,Fl0.7,/l 
43 FORMATI5X,'JlTTER = •,Fl0.7,5X,'SJR = •,Fl0.7,5X,•SJL 
DO 50 JR=l,20 
DO 50 IK=l,4 
SAMPLE=SJRIJR IKI 
50 PEJRIJR,IKI=ERRFNISAMPLE,VARRI 
92 DO 51 JL=l,20 
93 DO 51 IL=l,4 
94 SAMPLE=SJLIJL Ill 
95 51 PEJLIJL,ILI=ERRFNISAMPLE,VARRI 
c 
c 
DO 4A IK=l 4 






47 FORMATI5X,'BIT SEQUENCE = 1 ,12,5X,'PE NO JITTER = •,FI0.7,/I 
WRlTE(3,7791 
























779 FDRMATI//5Xo'THE FOLLOWING ARE THE PROBABILITIES UF BIT ERROR FOR 
lVARVING JITTER VALUES AND EACH SPECIFIC RIT SEQUENCE.',//1 
00 52 J=l ,20 
E=J 
E=E/40.0 
DO 52 IK=ll4 
52 WRITEI3 0 91 EfiK,PEJRIJ{IKI,PEJLIJfiKI 91 FORMATI5X, 1 JI TER = •,F D.7,5X, 1 BI SEQ 1 ,I2,5X, 1 PEJR = ',Fl0.7, 
15X, 1 PEJL = •,FI0.7 1 /I 
THE FOLLOWING COMPUTES THE PROBABILITY OF ERROR FOR A FIXED JlTTEP 
VALUE TO THE RIGHT OR LEFT. 
WR[TE13,777J 
777 FORMATI//5X 1 1 THE FOLLOWING ARE THE PROS OF ERROR FOR FIXED VALUES lOF JITTER TO THE RIGHT•,//) 




on 61 tK=l,4 
61 TOTAL=TOTAL~PEJRIJR,[KI 
PERR l=TOTAL/4. 0 
PEFJR I JR I =PERR 1 
36101 FWORRI!EATI315,3Xl,l,JIIET1EPRERRRliGuT ..., 1 n = •,FI0.7,5X,'PROB OF ERROR= •,Fl0.7,/l 
119 WRITEI3,7781 
120 778 FOR"1ATI///5Xo'THE FOLLOWING ARE THE PROB OF ERROR FOR FIXED VALUES 
IOF JITTER TO THE LEFT•,//) 




125 00 71 IL=1,4 








132 no 211 1=1,4 
13 3 277 SUM=SUM+PENJ C II 
134 PENJT=SUM/4.0 
1 oF10.7,5X, 1 PROB OF ERROR 
135 PEZJ=PENJT*C1.0/SQRTC2.*3.14159*SIGMAII 
136 PESUM=O.O 
137 DO 86 J=1,20 
138 86 PESUM=PESUM+PEFJRIJI*PJ{J,SIGMAI 
139 PETOTR=PESUM 
140 PESUM1=0.0 
141 on 88 J=1,20 
142 88 PESUM1=PESUM1+PEFJLIJI*PJIJ,SIGMAI 
143 PETOTL=PESUM1 
144 PETOT=PETOTR+PETOTL+PEZJ 
145 WRITEI3 1 B71 PETOT 
146 87 FORMATilOX,•TOTAL PROBABILITY OF ERROR '• F10.7,//l 
147 STOP 
148 ENO 
149 FUNCTION ERRFN{S,XI 
150 AA=S/SQRTI2.0*XI 
151 ERRFN=.5*ERFCIABSIAAII 
152 IFIAA.GT.O.OI ERRFN=1.0-ERRFN 
153 RETURN 
15 4 ENO 




1 59 IF I P X. G T. 20. 0 I GO TO 9 
160 PJ=PC 
161 !FIPX.LE.O.OI GO TO 9 
1A2 PJ=PC*EXP(-PXI 
163 9 RETURN 
164 END 
165 SUBROUTINE FILTIIXoZoWC,TI 
166 REAl X ( 31 .Z 131 
1~7 no 50 I=1,3 






17 4 END 
175 SUBROUTINE FILTIXoZoUoYI 
176 REAL XI31,ZI31 









183 FUNCTION GAUSS~tt 184 INTEGER IX/213 1/ 
185 A=-6. 
186 DO 1 I '"1, lf 1A7 A=A+RANOUC X,IYt 




192 FUNCTION RANOU(JX,IYt 
193 IY=IX*65539 
194 IF(IY) 5,5,6 
195 5 IV=IY+2147483647+1 




200 SUBROUTINE RANO(IX,IY,Y.Flt 
201 IY = IX • 65539 
202 IF CIYI lt2{2 
203 1 IY = IV + 2 47483647+1 
204 2 YFL = IV 
205 YFL = YFL •.46566l3E-9 




DIGITAL COMPUTER ALGORITHM FOR BIT DETECTION 


























































EE142136,TIME=03 1 PAGES=050 WEBB QUENTIN ~ 70.329 JOB 132 LIMITS=IT=3fP=50,~=1) 
.~~~l~:=:~:.~!l!!;~:~:i~!~~;~!~l~l!i!2i!;!~!2i:l •••••••••••••••••• 




~~~~ ~~~~!~4~~l~~j~il~~~~N~i~il~~~~NJI41 1 PENJI41 REAL Xl3l,Z 31,SIGII240I,SIGFI24oi,N01Stll601)tNOISEFI60ll 6 l~~g1~?~lAt?~~~3t?~4bi~~~~2R~l2:aj~~3~N~ll~f~j~~3~l~b;:~~~3Ll~o,41 
READ 101, IBITIII,I=1,6) 
FORMATI6X,61U 
PSNR=100.0 
WRITE I 3 29) PSNR 
FORMATISX,'SIGNAL-TO-NOISE RATIO= •,F5.1,//I 
THE PHASE ERRORIJITTER) VARIANCE IS FOUND IN THE TRACKING LOOP 
ANALYSIS FOR A SPECIFIC TYPE OF INPUT TIME BASE JITTER. 
BVAR=.1 S IGMA=SQRTI BVAR) 
B=SQRT(40.0) 
THE RECEIVED NOISE IS PASSED THRU A 2.5 BIT RATE FILTER. 
WC=15.7 
T=.1 





THE FOLLOWING CALCULATES THE NOISE VARIANCE AT THE OUTPUT OF THE 
RIT RATE/2 FILTER. 
1-4N=3.14159 
TT = .1 CALL FILTIIX,Z,WN,TTI 
DO 14 1=1,601 CALL FILTIX,Z,NOISEFIII,BRN) 
NO UTI I I =BRN 
FNOISE=O.O 





~~~~~l~i~~~~F~~¥~~EO NOISE VARIANCE 



























































AMPL=B I Tl J 1*2-1 
DO 4 K=INTl,INT2 
S I Gil K l=AMPL 
4 SIGIIK+20l=-AMPL 
THE FOLLOWING IS THE REFERENCE CLOCK IN THE SYNCHRONIZER. 
DO 36 J=l,201,40 
JJ=J+l9 
DO 36 K=J,JJ 
CLKIKl=+lo 
36 CLKIK+20l=-l. 
THE INPUT SIGNAL IS PRnCESSED BY A 2.5 BIT RATE FILTER PRIOR TO 




DO 41 1=1,240 CALL FILT X,Z,SIGIIII,FSJ 
41 SIGFI I l=F S 
THE JITTERED SIGNAL IS CONVERTED FROM SPLIT-PHASE TO NON-RETURN-TO 






DO 33 14=1,240 CALL FILTIX,Z,SNRZCI4l,FNJI 
33 SNJFII4l=FNJ 
WRlTEI3,333l ISNJFIIt.I=1f240t 333 FORMATC//5X, 1 SIGNAL OUTPU OF THE BIT RATE/2 FilTER•,//, 
1110XC1DF10.7))) 
DO 37 J=1,20 









THE FOLLOWING FILTERS THE SIGNAL THRU THE BIT RATE/2 FILTER. 
DO 34 12=1,240 
CALL FILTIX,Z,SJRNRZCI2l,FSJRt 
34 SJRFCI2l=FSJR 
DO 35 13=1,21t0 CALL FILTIX,Z,SJLNRZCI3t,FSJLt 
35 SJLF113l~FSJL 
THE FOLLOWING SAMPLES THE SIGNAL OUTPUT OF THE BR/2 FilTER AT THE 


























































on >'l K 'l0,2on,4o 
SNJIIKI SNJFI'<I SJR(J,t I=SJRF(K) 
SJL(J,I I=SJLFIKI 30 IK=IK+1 
37 CONTINUE 
SNJ I It I=-<; Ill J ( 4 I 
f)r) ?6 J=l,20 
<;JR(J,41=-SJRIJ,4l 
2A SJL(J,41=-SJLIJ,41 
f)O 141 1=1,4 
WRITEI:\,441 I,SIIJJIII 
on 4:> J-=1,?0 
F=J 
F=F/40.0 
42 WRITE(3,431 F,SJRIJ,II ,SJL(J,II 
141 CONTl"JUE 
44 F1R~ATI/l5X, 1 BIT SEQUFIIOCE = 1 ,!2,5X, 1 $NJ = 1 ,F10.7,/I 
43 F'lKMAT15X, 1 JITTER = 1 ,Fl0,7,5X, 1 SJ>< = ',F10,7,5X, 1 SJL = •,F10.7,/I 
THIS cn~PUTES THE PRnB OF FRROR FOR FACH OIT SEOUEIIOCF ANn VARYING 
VALUES OF TIME PASF JITTER J IN THE IIIOCOMING ~IT STREAM, 
IIRITFI3,1081 
108 FORMATilOX, 1 PROBABILITIES OF ERROR FOR VARYING JITT~R VALUFS ANn 
lEACH OF THE FOUR POSSIBLE HIT SEOUENCES',///1 
011 49 IK=1,4 
SAMPLE=SIIOJIIKI 
49 PENJIIKI=ERRFNISAMPLE,RI 
DO 48 I K = 1, 4 
48 IIRITE13,471 IK,PENJIIKI 
47 FORMATI5X, 0 BIT SEQUENCE = 1 ,12,5X, 1 PE NO JITTER 1 ,Fl0.7,/I 





PE JR I J, I I =E RRF N IS R, R I 
PEJLIJoii=ERRFNISL Rl 51 WRITE(3,57l E,I, PEJRIJ,II,PEJLIJoll 57 FORMATI5X, 1 JITTER = 1 ,Fl0.7,5X, 1 AIT SEQUENCE= ',I?,5X, 
53 
52 
l 1 PFJR = ',Fl0,7,5X, 1 PEJL = •,F\0.7,/l 
THIS COMPUTES THE AVERAGE PROA OF ERROR FOR A FIXEn VALUF nF 
JITTER J OVER THE FOUR POSSI~LE INPUT BIT SEQUENCES. 
DO 52 J:l,20 
TOTR=O.O 
TOTL=O.O 








129 DO 56 J=1,20 
130 F=J 
131 F=F/40.0 
13? 56 WRITE!3,201l F,PEFJR(J),PEFJL!Jl 
133 201 FOR~4TI5X,'JITTER = 1 9 F10.7,5X 0 1 PEFJR = •,F10.7,5X,'PEFJL = 1 , 1F10.7,/I 
c 
C THIS COMPUTES THE GROSS PROBABILITY OF BIT ERROR FOR THE SIGNAL 
C CONDITIONER/BIT SYNCHRONIZER FOR A GIVEN PSNR AND JITTFR VARIANCE 
c 
134 SUM=O.O 
135 DO 277 1=1,4 




140 DO A& J=1,20 
141 86 PESUM=PESUM+PEFJRIJI*PJ(J,SIGMA) 
142 PETOTR=PESUM 
143 PESUM1=0.0 
144 DO AR J=1o20 
145 BA PESUM1=PESUM1+PEFJL(J)*PJ(J 0 SIGMAI 
146 PETnTL=PESUM1 
147 PETOT=PFTOTq+PFTOTL+PEZJ 
148 WRITEC3,B7) PETOT 
149 87 FORMATC10X, 1 TOTAL PROBABILITY OF ERROR '• F10.7,//l 
150 ST'JP 
151 END 
152 FUNCTION ERRFNIS,Xl 
153 AA=S/SQRTI2.0*Xl 
154 ERPFN=.5*ERFC(ABS(AAll 
155 IF!AA.GT.O.Ol ER~FN=1.0-E~RF~ 
156 RETURN 
157 END 




162 IF(PX.GT.20.0l GO T'J 9 
163 PJ=PC 
164 IFtrx.LF.O.Ol GO rn q 
165 PJ=PC*FXPC-PX) 
166 9 RFTURN 
167 END 
168 SUAROUTINE FILTI(X,l,wC,Tl 
169 REAL XC3J.Z!3l 
110 on 5o 1=1,3 







178 SURRDUTINE FILTIX,l,lJ,Yl 









186 FUNCTION GAUSSISI 
187 INTEGER IX/213711/ 
188 A=-6. 






195 FUNCTION RANDUIIX,IYI 
196 IY=IX•65539 
197 IFIIYI 5,5,6 
198 5 IY=IY+21474836~7+1 




203 SUBROUTINE RANOIIX,IY,YFLI 
7.04 IY = IX • 65539 
205 lF IIYI 1,2,2 
206 1 IY = lY + 2147483647+1 
207 2 YFL = IY 
208 YFL = YFL •.4656613E-9 
209 IX=IY 
7.10 RETURN 
211 ENO 
